

FIG. 5




FIG. 6






FIG. 8












FIG. 11









Interpolation mode	1	11	2	12	3	13	4	14	5	15
Duplication mode	1	1	- 2	2	3	3	4	4	5	5

FIG. 16







FIG. 17





	5	9	7	8	9		9	9	9	
							9	9	9	
	_	5	9		5		15	15	2	
							5	5	2	
	3		5	9	4		4	4	4	
							4	4	4	
		8	4	5	13		13	13	3	
							က	3	3	
					12		12	12	2	
							2	2	2	
				3			Ξ		1	
									-	
				2	-	:		-		
									:	
						i	:	7000	(ann	(apc
-	Latch1	Latch2	Latch3	Latch4	Interpolated data	odd/even	Mux1 Out	Mux2 Out	(interpolation filode) Mux2 Out	(Duplication mode)

FIG. 20







FIG. 22



				·												(FIG. 24
10	11	12	13	14	11	112		11 12	111 112	111 112	11 12		11 12	111 112		11 12	11 12
8			11	12	6	110		9	110	110	9		9	110		10	10
\Box	6	10				_		6	61	61	6		6	6		6	6
9		 _	6	19	1	82		8	8	<u></u>	8		8	8		8	8
							L	7	21	11	7		7	-			7
4	5	9	7	_∞	15	91		9	9	9	9		9	9		9	9
								5	15	15	2		5	15		5	2
2	3	4	5	9	3	4		4	4	4	4		4	4		4	4
							L	3	13	13	8		3	13		3	က
		2	3	4	<u>-</u>	12		2	12	12	2		2	12		2	2
									=		-			Ξ		-	
			-	2	:		::p	ut A	data	ut mode)	ut mode)	ed Mode	ut A	B	n Mode	ut A	 8.
Latch1	Latch2	Latch3	Latch4	Latch5	¥	<u>@</u>	first/second	Video Output A	Interpolated data	Mux2 Out (Interpolation mode)	Mux2 Out (Duplication mode)	At Interpolated Mode	Video Output A	Video Output B	At Duplication Mode	Video Output A	Video Output B




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30

Latch1					2	2	4		6	3	8	3
Latch2			1	,	3	3	5	;	7	•	g	
Latch3			2	2	4		6		8	}	1	0
Latch4		1		3	5	5	7	<u> </u>	9)	1	11
Latch5	Latch5				6		8		10		12	
Video Input A	1	3	5		7		9		11		13	
Video Input B	2	4	6		8		10		12		14	
*I A			I1		13		15		17		19	
**I B			12		14		16		18		l10	
Mux		•										
Video Output A		1	2	3	4	5	6	7	8	9	10	
Video Output B			11	12	13	14	15	16	17	18	19	I10

FIG. 31

^{*} IA =Latch1*(-1/16) + Latch2*(9/16) + Latch3*(9/16) + Latch4*(-1/16) ** IB =Latch2*(-1/16) + Latch3*(9/16) + Latch4*(9/16) + Latch5*(-1/16)





FIG. 32


Latch1				2	2		1	(3	8	3
Latch2		,	1	3	3	5	5	7	7	9	
Latch3			2	4	•	6	6	8	3	1	0
Video Input A	1	3	}	5		7		9		1	1
Video Input B	2	4		6		8		10		12	
*I A		l	I1		13		15		17		}
**I B		12		14		16		18		l10	
Mux			<u> </u>								<u>_</u>
Video Output A		1	2	3	4	5	6	7	8	9	10
Video Output B		11	12	13	14	15	16	17	18	19	I 10

^{*} IA =Latch1*(-1/16) + Latch2*(9/16) + Latch3*(9/16) + Video Input A *(-1/16)

FIG. 33

^{**} IB =Latch2*(-1/16) + Latch3*(9/16) + Video Input A *(9/16) + Video Input A *(-1/16)









FIG. 36



Line Select Output for bypass mode

FIG. 37




FIG. 38




FIG. 39




FIG. 40